Design Issues for NEM-Relay-Based SRAM Devices

NEM Relay Memory Design

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission....

متن کامل

Nano-Electro-Mechanical (NEM) Relay Devices and Technology for Ultra-Low Energy Digital Integrated Circuits

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission....

متن کامل

NEM Relay Scaling for Ultra-low Power Digital Logic

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission....

متن کامل

Design with NEM Relays

To overcome the energy-efficiency limitations imposed by finite sub-threshold slope in CMOS transistors, this paper explores the design of integrated circuits based on nanoelectro-mechanical (NEM) relays. A dynamical Verilog-A model of the NEM relay is described and correlated to device measurements. Using this model we explore NEM relay design strategies for digital logic and I/O that can sign...

متن کامل

Fast Testable Design for SRAM-Based FPGAs

This paper presents a new design for testing SRAM-based field programmable gate arrays (FPGAs). The original FPGA’s SRAM memory is modified so that the FPGA may have the facility to loop the testing configuration data inside the chip. The full testing of the FPGA is achieved by loading typically only one carefully chosen testing configuration data instead of the whole configurations data. The o...

متن کامل

Design Issues for NEM-Relay-Based SRAM Devices

نویسندگان

چکیده

منابع مشابه

NEM Relay Memory Design

Nano-Electro-Mechanical (NEM) Relay Devices and Technology for Ultra-Low Energy Digital Integrated Circuits

NEM Relay Scaling for Ultra-low Power Digital Logic

Design with NEM Relays

Fast Testable Design for SRAM-Based FPGAs

ژورنال